In this paper we propose a FFT/IFFT Soft IP generator to provide this key component in SOC environment. Our main target is tried to cover all of the general cmn"nmication standards in which OFDM is applied.
Introduction
the system will respond error messages to the user. Otherwise, the system will call subsegment functions to handle it. OFDM is a spread spectrum modulation technology. Because it has the advantage of saving bandwidth, high interference (ISI) effect, today OFDM has become one of the most popular choices of transmission modulation technology in many communication systems,
. Module Integration Arrangement
Module integration arrangement generates a circuit generated by one unit of the design hierarchy, This feature makes the-module easy to be expanded and maintained. data mnsmitting Iate and reducing inter according to the design parameters, Each module is
The key component in OFMD system is the Fast Fourier Transform (FFT) and its inverse FFT (IFFT). For several kinds of standard applications, such as IEEE802.1 la, digital audio broadcast (DAB), and digital video broadcast (DVB), the specifications for FFTfiFFT are different. Especially, FFTiIFFT is also generally needed in some video and audio coding. This also increases the design complexity and makes it difficult to design several FFT/IFFT cores to match each application.
* Automated Synthesis Interface
From the output HDL description, the automated synthesis interface links Verilog HDL file into Synopsys synthesis routines. It is possible to describe the synthesis routines like Verilog HDL. The files are called rapid script files. These files can be immediately reported to the users about the results of timing, area, and power.
Features
The FFT/IFFT has several important parameters in the In this paper, we use the cell-based design flow to implement our FFT/IFFT core. We choose C language to implement an FFTiIFFT Soft IP generator, and use Venlog HDL to describe FFTnFFT IP. We develop the IP generator with interactive menu. The generator will list the descriptions for required input parameters. These code generators are coordinated by a Window GUI. By this CUI, Verilog RTL code of the FFT/IFFT core can be generated after basic parameters, advanced parameters and coefficient parameters are determined.
FFT Architecture
In our IP generator, we use two popular hardware architectures to realize FFT algorithms for real-time applications. One is pipeline-based design and the other is memory-based design. In general, pipeline architecture can achieve high-throughput with moderate complexity and low area requirement. Therefore, which architecture will be adopted is usually dependent on the requirements of lower area or higher speed constrain. Basically, no matter what architecture is used, it must satisfy the throughput rate required by application specification.
FFT Pipeline Architecture
The pipeline-based architecture is the best choice for high throughput applications. Especially due to its regular structure and relatively simple control, it is the best choice to implement high-speed long size FFT. Several pipelined architecture have been developed, such as multi-path delay commutator (MDC) [4] , single path delay feedback (SDF) [SI, and single path delay commutator (SDC). Here we select SDF pipeline architecture which can be easily scaled and parameterized in hardware design. FFT core is implemented based on radix-2/4/8, radix-2/4, and radix-2 algorithm [6] . This pipeline architecture can be easily used on 8 to 8192-points FFT by adding several "processing element" (PE). Table 3 shows the FFT circuit in pipeline architecture. For example, the 128 points FFT pipeline architecture is demonstrated in Figure 2. 
Radix-2/4/8 Buttertly Processor
A radix-2/4/8 butterfly [6] processor is shown in Figure   3 . In the first 4/N clock cycles, the first processing element (PE1) shifts the data stored in shift register and outputs it to next stage. At the same time, it stores data from previous output to shift register. In the next 4/N clock cycles, multiplying a factor of j with the data stored in shift register can achieve the multiplication by exchanging the imaginary part and real part. The previous stage output data is moved to the shift register to next stage. In the next 2/N clock cycles, data stored in shifi register is added by the previous stage output and moved to next stage, then subtracted by two data and stored in shift register. The PE1 architecture is show in Figure 3(a) . About the second processing element (PE2) and the third processing element (PE3) architecture, they are shown in Figure 3(b) and Figure  3 (c) respectively. 
FFT Memory-based Architecture
The memory-based architecture is another popular architecture used to implement FFT algorithms. The feature of this architecture is that it uses only one radix-n butterfly PE to compute all the radix-n butterflies presented. Such that the PE hardware cost is much lower than the pipeline structures. The block diagram of this memory-based architecture is shown in Figure 5 . 
Structure of FFT IP Generator
The stmcme of proposed FFT IP generator is shown in Figure 6 . The hardware architecture is composed of four basic units. 
Experimental Results

Test Bench and Synthesis Scripts Files
We develop a simple test bench file for the user to test the function blocks of FFT code. Also, we create rapid synthesis script files and synthesis constraint files to synthesize module.
Result Analysis
We first use our FFTiIFFT Soft IP generator to generate the IP core, and then synthesize and implement it. Figure 7 shows the 8-points FFT waveform produced from logic analyzer. Figure 8 shows the simulation waveform, which contains FFT input signal, FFT output signal, and some control signals. In this flexible environment, users can trace and debug the design result easily.
Conclusions
We have developed a parameterized FFT/IFFT Soft IP generator which can be applied to OFDM system in general applications. This soft IP generator provides several parameters and two architectures for user to select. We have also presented a SoC platform and Soft IP architecture to design FFTIIFFT. The proposed design method is suitable for the SoC applications and reduces the development time in the SOC products.
